Preceding the current interest in layered materials for electronic applications, research in the 1960's found that black phosphorus combines high carrier mobility with a fundamental band gap.
74 mV/dec, and an I on /I off ratio of over 10 8 . 4, [11] [12] [13] Due to the presence of S vacancies in the film and the partially Fermi level pinning near the conduction band, 12, 14, 15 MoS 2 transistors show n-type FET characteristics. In previously demonstrated MoS 2 logic circuits based on n-type transistors only, the static power consumption is likely too large for low-power integrated systems. 16, 17 This fact alone calls for new p-type semiconductors that would allow the realization of CMOS logic in a 2D device. In this study, we introduce phosphorene, a name we coined for a monolayer of black phosphorus, and few-layer phosphorene as novel 2D p-type high-mobility semiconductors for CMOS applications. We study the electronic properties, transport
behavior, and furthermore demonstrate the first CMOS inverter using few-layer phosphorene as the p-channel and MoS 2 as the n-channel.
Black phosphorus, the bulk counterpart of phosphorene, is the most stable phosphorus allotrope at room temperature 18 that was first synthesized from red phosphorus under high pressure and high temperature in 1914. 19 Similar to graphite, its layered structure is held together by weak inter-layer forces with significant van der Waals character. [20] [21] [22] Previous studies have shown this material to display a sequence of structural phase transformations, superconductivity at high pressures with T c above 10 K, and temperature dependent resistivity and magnetoresistivity. 1,22-27 2D phosphorene is, besides graphene, the only stable elemental 2D material that can be mechanically exfoliated.
We have determined the equilibrium structure and bonding of black phosphorus and few-layer phosphorene using ab-initio density functional theory (DFT) calculations based on the PBE and HSE06 functionals 28 as implemented in the SIESTA 29 comparable to graphite. We note that the ridged layer structure helps to keep orientational order between adjacent phosphorene monolayers and thus maintains the in-plane anisotropy; this is significantly different from graphene with its propensity to form turbostratic graphite.
Our DFT-PBE band structure results in Fig. 1d indicate that a phosphorene monolayer is a semiconductor with a direct band gap of 0.9 eV at Γ. In agreement with previous studies, 31,32 our calculated band gap for the bulk system is significantly smaller, E g = 0.04 eV. We expect these DFT-based band gap values to be underestimated, 31 as confirmed by comparing to the observed bulk band gap value 1,20,22 of 0.3 eV.
Alternative calculations based on the HSE06 hybrid functional 28 , shown for these systems in Fig. 1e , seem to significantly overestimate the band gap. 32 Much more
interesting than the precise band gap value is its dependence on the number of layers N in a few-layer slab, shown in Fig. 1e . Our finding that E g varies significantly between 0.9 eV in a monolayer and 0.1 eV in the bulk promises the possibility of tuning the electronic properties of this system. Equally interesting is the sensitive dependence of the gap on in-layer stress along different directions, shown in Fig. 1f .
Of particular importance is our finding that even a moderate ≈3% in-plane compression, possibly caused by epitaxial mismatch with a substrate, will change phosphorene from a direct-gap to an indirect-gap semiconductor with a significantly smaller gap.
Our key finding is the transport behavior of few-layer phosphorene along different directions. Few-layer black phosphorus crystals were peeled and transferred onto a 90 nm SiO 2 capped Si substrate. The thickness of the phosphorene film was measured by atomic force microscopy and found to be as low as 1.8 nm, corresponding to a phosphorene tri-layer, as seen in Fig. 2a . Metal contacts were symmetrically defined around the crystal with 45º as the angular increment of the orientation, as shown in Fig. 2b . We fabricated 1 μm wide 20/60 nm thick Ti/Au contacts to few-layer phosphorene so that the spacing between all opposite bars was 5 μm. We used the four pairs of diametrically opposite bars as source/drain contacts for a transistor and measured the transistor behavior for each of these devices. The maximum drain current at 30 V back gate bias and 0.5 V drain bias, which we display in Fig. 2c as a function of the orientation of the contact pair, shows clearly an angle-dependent transport behavior. The anisotropic behavior of the maximum drain current is sinusoidal, characterized by the minimum value of ≈85 mA/mm at 45º and 225º, and the maximum value of ≈137 mA/mm at 135º and 315º. In spite of the limited 45º angular resolution, the observed 50% anisotropy between two orthogonal directions is significant. The same periodic trend can be found in the maximum value of the transconductance, which implies a mobility variation in the x-y plane of few-layer phosphorene. This large mobility variation is rarely seen in other conventional semiconductors. It can be attributed to the uniquely ridged structure in the 2D plane of few-layer phosphorene, seen in Figs. 1a-c, suggesting a different transport behavior along or normal to the ridges.
We have also investigated both the field-effect mobility and the Hall mobility of few-layer phosphorene as a function of temperature and present our results in Fig. 2b and Fig. S1 in the Supplementary Material. Due to the above-mentioned dependence of the carrier mobility on the orientation of different few-layer phosphorene samples, we normalized all our mobility results to the room-temperature value and focus on their dependence on temperature. Our four-terminal mobility measurements, presented in Fig. 2d , show an increase by a factor of 5 of the observed field-effect mobility as the temperature drops from 300K to 10K, due to the strong reduction of phonon scattering at low temperatures. In contrast to this finding, our two-terminal measurements, also reproduced in Fig. 2d , show a mobility decrease at lower temperatures. We believe that the two-terminal measurements do not represent the intrinsic mobility behavior, but rather reflect the temperature dependence of the contact resistance caused by the Schottky barriers at the metal/phosphorene interface.
We expect the contact resistance to increase and eventually to dominate at lower temperatures, when thermally assisted tunneling is greatly restrained. The apparent discrepancy between these two sets of data confirms the importance of using four-terminal measurements to extract the intrinsic mobility in order to avoid artifacts associated with contact resistances.
Once we have established the transport behavior of few-layer phosphorene, we proceed to fabricate transistors of this novel 2D material in order to examine its performance in actual devices. We employed the same approach to fabricate transistors with a channel length of 1.0 μm as in our previous transport study. We used crystals of few-layer phosphorene with a thickness between 4~6 nm, corresponding to 8~12 layers, to achieve a better device performance, as described in the Supplementary Material. The I-V characteristic of a typical phosphorene-based field-effect transistor for back gate voltages ranging from +30 V to -30 V, shown in where the electron and hole mobility is ≈1,000 cm 2 /V·s at room temperature and could exceed 15,000 cm 2 /V·s for electrons and 50,000 cm 2 /V·s for holes at low temperatures. 34 We consider the following factors to cause the mobility reduction in few-layer phosphorene. (i) The exposed surface of few-layer phosphorene is chemically reactive. Chemisorbed species from the process and the environment change the electronic structure and scatter carriers, thus degrading the mobility.
(ii) In a particular transistor, the current flow may not match the direction, where the material has the highest in-plane mobility. (iii) The Schottky barrier at the metal/phosphorene interface induces a large contact resistance within the undoped source/drain regions. We expect that the real mobility of few-layer phosphorene should increase significantly upon appropriate surface passivation and in a high-k dielectric environment. 35 In any case, the fundamental properties of monolayer and few-layer phosphorene bear promise for achieving much higher carrier mobilities than other TMDs. 36 To further investigate the nature of the metal/phosphorene junction, we used a three-terminal method, similar to the Kelvin probe, to measure the forward-bias I-V characteristics of the Ti/phosphorene metal/semiconductor junction 37 In summary, we have investigated the electrical properties and potential device applications of exfoliated few-layer phosphorene films as a new p-type semiconducting 2D material with high carrier mobility. We used ab initio calculations to determine the equilibrium structure and the inter-layer interaction of bulk black phosphorus as well as few-layer phosphorene with 1-8 layers. Our band structure calculations indicate that few-layer phosphorene is a direct-gap semiconductor with a strong band gap dependence on the number of layers. We also find a direct-to-indirect band gap transition when phosphorene is subject to small compressive stress. We find substantial anisotropy in the transport behavior of this 2D material, which we associate with the unique ridge structure of the layers. We observe an increase in the carrier mobility by a factor of 5 by cooling phosphorene down from room temperature 
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Ab initio Calculations
We determined the equilibrium structure, stability and electronic properties of bulk black phosphorus and few-layer phosphorene using ab initio density functional theory 3 , and a double-ζ basis including polarization orbitals. The reciprocal space was sampled by a fine k-point grid 4 in the Brillouin zone of the primitive unit cell, using the 8×8×2 grid for the bulk and the 8×8×1 grid for few-layer phosphorene. We used a mesh cutoff energy of 180 Ry to determine the self-consistent charge density, which provided us with a precision in total energy of ≤2 meV/atom.
Electronic band structure results obtained by DFT must be interpreted very carefully, since DFT generally underestimates the fundamental band gap. Our calculated bulk band gap value E g = 0.04 eV is in line with previous theoretical results, 5, 6 but smaller than the observed bulk band gap value of 0.3 eV. To obtain an independent estimate of the fundamental band gap, we also used the Heyd-Scuseria-Ernzerhof (HSE06) 7 hybrid exchange-correlation functional as implemented in the VASP code. 8 The fundamental band gap value in HSE06 calculations depends sensitively on the mixing between the Hartree-Fock exchange and the PBE exchange-correlation functional.
Using the default mixing parameter AEXX=0.25, we obtained E g = 0.82 eV for the fundamental band gap of the bulk material, which is significantly larger than the observed value. Our HSE06 results for the bulk system and monolayer, presented in Fig. 1e of the main manuscript, have been obtained using a reduced value AEXX=0.1 and provide a bulk band gap value of 0.44 eV, which is in closer agreement with the observed value. Whereas HSE06 increases the fundamental band gap value by a similar amount in the monolayer and in the bulk, it also predicts a stress-induced direct-to-indirect gap transition in the monolayer, similar to the DFT-PBE results shown in Fig. 1f of the main manuscript.
Device Fabrication
We have started the fabrication of all 2D devices containing phosphorene or MoS 2 layers using the scotch-tape based micro-cleavage of the layered bulk black phosphorus and MoS 2 crystals, followed by transfer onto the Si/SiO 2 substrate, as previously described in graphene studies. Bulk crystals were purchased from We also study the transistor performance as a function of the thickness of few-layer phosphorene crystals and present our results in Fig. S3 . We noticed that the crystal thickness underwent a slight reduction during the fabrication process, caused by the chemical reactivity of the impurities, including remaining red phosphorus, in phosphorene. The thickness of the crystals presented in Figure S3 has been measured after the device fabrication. The crystal thickness has a clear impact on the device performance from two aspects. First, it has a strong impact on the current on/off ratio, as shown in Figure S3 . We find that devices fabricated on thicker flakes (>8 nm)
show a quick drop in the current on/off ratio down to 10-100, whereas devices on thinner crystals have much higher current on/off ratios, which can be up to 10 6 when the original thickness of the crystal is reduced down to ~2 nm as shown in Figure S3 .
We associate this behavior mainly with the increased band-gap in few-layer phosphorene films, as seen in Fig. 1e in the main manuscript, due to the vertical quantum confinement. However, we also find a lower on current in thinner crystals containing only few phosphorene layers and, in even thinner crystals, no drain current can be measured. This suggests a trade-off between the device performance and crystal thickness, which is consistent with previous studies on MoS 2 transistors.
Role of Schottky Barriers in Phosphorene Transistors
Mostly due to lack of source/drain doping, metal contacts on 2D materials usually form considerable Schottky barriers at the metal/semiconductor junction, (i) As shown in Figure S4 , the ON/OFF states in few-layer phosphorene transistors are not completely controlled by the carrier density in the few-layer phosphorene channel, as is the case in Si MOSFETs. Instead, they are dominantly controlled by the effective Schottky barrier for holes. In the ON-State, e.g. at V bg =-30 V, both conduction and valence bands are pushed upwards, leaving a reduced Schottky barrier width, which facilitates the hole injection from the contact metal in a thermally assisted tunneling process. In contrast to this, in the OFF-State, e.g. at V bg =+30 V, both bands are pulled down, thus drastically increasing the barrier height for hole tunneling. Therefore, the hole current is strongly suppressed in this case, while the electron current is possibly increased, as also seen in Fig. S2a . Still, the electron current cannot become as large as the hole current, since the mobility of electrons is lower than that of holes and since few-layer phosphorene is a natural p-type semiconductor. Therefore, if we still were to use the Drude model to extract the field-effect mobility, the mobility calculated would be underestimated even in a four-terminal measurement (which eliminates the effect of Schottky barriers), since the channel could not be modeled as a pure resistor.
(ii) Presence of Schottky barriers at the metal contacts would degrade the performance of transistors and the CMOS inverter as well. In Schottky barrier transistors, it should be more difficult to reach a full saturation of the output curves than in conventional MOSFETs, since a great portion of the drain bias voltage would appear also across the contacts. In conventional Si MOSFET based CMOS inverters, in the ON-state at the vicinity of the switching threshold voltage V M , both the PMOS and the NMOS are in the saturation region, and the drain current is identical in both transistors. A small change in the V in voltage would require the drain current to change drastically. If the transistor is in the saturation region, it requires a drastic change in the drain bias for either transistors, thus to maintain the same drain current for both PMOS and NMOS channels. This drastic change in the drain bias would show up as a large change in V OUT , leading to a satisfactory value of the inverter gain. However, in Schottky barrier transistors, which can not easily reach the saturation region, a small change in the drain bias would meet the demand. As a result, the gain of such transistors would be significantly reduced. In our 2D CMOS, most gain values are close to 1. This is caused by the above-mentioned characteristics of contacts at metal/2D semiconductor interfaces. We expect to be able to improve the device performance by reducing the
